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INTRODUCTION *
Nowadays, Non-Volatile Memories (NVMs) are more and more integrated in consumer applications. Though widely used, Flash memories still have several drawbacks such as high supply voltage requirement, low speed and susceptibility to reliability issues due to high electric field for programming operations. On the other hand, Magnetic Random Access Memory (MRAM) is an emerging technology with high data processing speed, low power consumption and high integration density compared with Flash memories. Moreover, these memories are non-volatile with fair processing speed and reasonable power consumption when compared to Static RAMs (SRAMs). MRAM probably is the closest to an ideal "universal memory" since it is non-volatile and fast, and can be cycled indefinitely. Thus, MRAM may be used as NVM as well as SRAM and DRAM according to the 2011 International Technology Roadmap for Semiconductors (ITRS) [1] .
MRAMs have the potential to mitigate almost all Flash related issues but defects can occur as with any other kind of memory. Only few papers on MRAM testing can be found in the literature, and target exclusively FIMS (Field Induced Magnetic Switching) MRAMs technologies. In [2] , authors present the Write Disturbance Fault (WDF) model; a fault that affects data stored in the MRAM cells due to an excessive magnetic field during write operation. In [3] , two new fault * This work has been funded by the French national research agency under the framework of the ANR-10-SEGI-007 EMYR (Enhancement of MRAM memory Yield and Reliability) project. models were identified and are related to the Magnetic Tunnel Junction (MTJ) behavior.
A thorough investigation and a deep analysis must be done for testing MRAMs. In [4] we have presented the first analysis of resistive-open defects in a TAS-MRAM memory organization. We have defined a hypothetical TAS-MRAM architecture composed of an array of Magnetic Tunnel Junctions (MTJ) and a set of drivers/decoders enabling all sequences of read/write operations. Among the possible resistive-open defects, the ones that have the most significant impact on the heat current of the TAS-MRAM were analyzed in detail. Resulting fault models are TF0 (Transition Fault 1 to 0), TF1 (Transition Fault 0 to 1) and WD1 (Write Destructive Fault 1). In [5] defects in the bit-line and word-line selection were analyzed in details. Resulting fault models include SA0 (Stuck-at 0), SA1 (Stuck-at 1) and all types of SCF (State Coupling Faults).
Resistive bridge faults (RBF) are the major class of defects in deep submicron CMOS fabrication process [6] [7] . In this paper, we present a study on resistive-bridge defects injected in a hypothetical TAS-MRAM architecture. The location of injected defects takes into account adjacent lines of the same metal layer or between metal layers of the layout. First, an overall analysis of CMOS related resistive-bridge defects for the proposed architecture is given. Then, a detailed analysis for an MTJ-specific resistive-bridge defect is also performed. Electrical simulations performed show that read and write operations may be corrupted depending on the defect location and size. In addition, we also show that resistive-bridge defects may have a local (single cell) or global (multiple cells) impact on the TAS-MRAM functioning. Such results will be helpful to define an efficient test algorithm to fully test MRAM structures.
The rest of the paper is organized as follows. Section II provides the fundamentals and background on MRAM technologies. The proposed TAS-MRAM architecture is described in Section III. The resistive-bridge defect analysis is provided in Section IV. Section V concludes the paper.
II. MRAM TECHNOLOGIES
MRAMs are Spintronic devices that store data in Magnetic Tunnel Junctions (MTJs). A basic MTJ device is usually composed of two ferromagnetic (FM) layers separated by an insulating layer, as shown in Figure 1 . One of the FM layers is pinned and acts as a reference layer. The other one is free and can be switched between, at least, two stable states. These states are parallel or anti-parallel with respe layer. When the MTJ is in the parallel s minimum resistance (Rmin) while the ma (Rmax) is obtained when anti-parallel. The d Rmin and Rmax, quantified by the Tunnel M (TMR), is high enough to be sensed during th Figure 1 . MTJ in parallel and antiparall A read operation consists in determ magnetization state and can be performed by sensing across the MTJ stack. A CMOS sens to retrieve the stored bit information. High T and stable sense amplifiers, improving readin A write operation can be performed usin or spin polarized current and depends on MR FIMS (Field Induced Magnetic Switching), T TAS (Thermally Assisted Switching) and Induced Magnetic Switching.
The first MRAM generation (FIMS) rel Wohlfarth theory of coherent rotation i particles [9] . In this approach, the energy r the magnetization is minimized by applyin two perpendicular magnetic fields. The amo fields necessary to switch the magnetization determined by shape anisotropy and edge rou The MTJ is fully selected when two m applied to it. The ability to write a fully-sele disturbing half-selected MTJs is called write set of magnetic fields, which can be used to becomes difficult due to the very narrow wr technology [10] as a small deviation of MT has a huge influence in the switching field d bit arrays. Another issue is the thermal a selected MTJs, which increases addressing er A new approach called Toggle Switching Savtchenko [11] to overcome the selectivi technology. The FM layers were replaced b and two perpendicular current lines generatin are oriented at 45 degrees from the two ma states. This methodology relies on the uniqu synthetic antiferromagnetic (SAF) free layer.
To toggle the magnetization state, two m applied in four steps:
1. Switch on bit-line magnetic field. Thermally Assisted Sw switching method for MRAM Spintec [12] and industrialize MTJ is modified by inserting layer that pins the storage la temperature (ܶ ).
In AFM materials, the ma aligned in a regular pattern, opposite directions. This organ the material becomes paramagn rises above ܶ , the storage lay under the application of a sma single field-line. The magnetic heating voltage pulse to ensu storage layer.
TAS approach offers seve problem is reduced since only and all other MTJs hold their s their blocking temperature. Alt heating current, this current is used to generate the second m The integration density is impro the need of only one field-line. pinned to any stable state, mu [13] . TAS is for the momen solution as it mitigates most d and offers scalability down to below.
Current Induced Magnetic recent MRAM technology. Th injecting a spin-polarized high without the assistance of any ex approach relies on Spin Tran phenomenon is the exchange between an incoming spin-po magnetization. This effect appli scalability beyond several Gbit problems to solve in this recent current density while maintaini the read signal are the main co mechanism. This raises cons MRAM cells must be able to w without exceeding the MTJ's the transistor's size is related to a limit on the memory density. Figure 2 shows the TAS chosen for our study. The or matrix that has 2 MR rows and 2 capacity of 2 MR+NC bits per pa numbers of bits used to specif respectively. In our case study, the number of pages is 4; henc (16 words of 4 bits). -MRAM architecture we have ganization is done in a square 2 NC columns, for a total storage age, where MR and NC are the fy the row and column address, , MR and NC are equal to 2 and e, the storage capacity is 64 bits in the array is connected to one nes, and connected to one of the A particular set of MTJs can be accessed for a read or write operation by selecting its word-line and bit-line.
III. THE TAS-MR
During a read operation, the read driver applies a small voltage that generates negligible heat to both the selected MTJ and a reference MTJ. The reference MTJ is halfway between the high and low resistance values. The resistance difference is then sensed to determine the stored data in the selected MTJ. A write operation is performed as follows:
• Initially, the write driver applies a voltage to heat the selected MTJ above its ܶ (about 150 °C).
• Next, the field-line driver applies a current to generate the data zero magnetic field. While the MTJ is cooled down below ܶ , the magnetic field is maintained.
• Then, the field-line driver inverses the current direction and the MTJ is heated again to perform the write 1 operation, if needed. When the MTJ reaches room temperature, the writing procedure is accomplished. This approach allows writing logic '0' and logic '1' in one cycle to different MTJs sharing the same field-line. Note that, a write 1 operation (denoted W1) consists of applying first a write 0 and then a write 1 operation. Conversely, a write 0 operation (denoted W0) consists of applying only a write 0 operation. These writing procedures are inspired by the Flash programming procedures in which a write operation (write 1) is always preceded by an erase operation (write 0).
Electrical simulations were performed using the TAS-MTJ model developed by Spintec [12] . This model is based on the physical equations of the MTJ and it is calibrated with respect to the targeted TAS-MRAM technology. Moreover, this model is compiled in C language and is compatible with Spectre [15] simulator of the standard Cadence design suite. Table I summarizes simulated fault-free characteristics of MTJ 1,1,1 (MTJ i,j,k with i page number, j row number and k column number) in the second page, second column and second line of the TAS-MRAM architecture shown in Figure 2 . The first column in the table gives the four possible operations R0, R1, W0 and W1. The next five columns provide all the MTJ's parameters:
• V -Voltage level at the MTJ interface.
• I -Current passing through the MTJ during read or write operations.
• R -Resistance of the MTJ.
• T -Temperature of the MTJ during operations.
• M -Magnetization state that is related to the angle between the two ferromagnetic layers. The parallel magnetization state is represented ideally by "1 logic 0" and the anti-parallel magnetization state by "-1 logic 1". The magnetization state is related to resistivity of the MTJ. Finally, the last column gives the sensing voltage (S) during read operation only. The two resistive states of the MTJ are 1.48kȍ for Rmin and 2.80kȍ for Rmax when reading. In normal operation the sensing voltage (S) is around 165mV for Rmin and 254mV for Rmax. During write operations, the current that passes through the MTJ is high enough to heat its temperature above the blocking temperature, i.e. 193°C for W0 and 193/183°C for W1. We can see that the MTJ's resistivity is different during reading and writing even if the magnetization state is the same. This is due to the voltage applied to the MTJ as well as its operating temperature. In Figure 3 are shown temperature profiles for a W0 operation performed in a 16-bit fault-free TAS-MRAM memory page. The MTJs are written row by row from MTJ x,0,0 to MTJ x,3,3 . We can observe that the temperature rises only once per writing cycle in response to the voltage/current applied to each MTJ. On the other hand, Figure 4 shows the profiles for a W1 operation performed on the same fault-free memory page. In this case, the temperature of each MTJ rises twice per writing cycle in accordance with the writing approach previously described. 
IV. RESISTIVE-BRIDGE DEFECT ANALYSIS
The defect injection in the TAS-MRAM array is depicted in Figure 5 . Resistive-bridge defects are placed on adjacent lines of the same metal layer or between metal layers as follows:
Defects related to traditional CMOS fabrication process: Df1: resistive-bridge defect between drain and gate of bit-line selection transistor. Df2: resistive-bridge defect between source and gate of bit-line selection transistor. Df3: resistive-bridge defect between drain and gate of MTJ selection transistor. Df4: resistive-bridge defect between source and gate of MTJ selection transistor.
Defect related to MTJ fabrication process:
Df5: resistive-bridge defect in parallel with the MTJ. These five defects may impact the TAS-MRAM behavior in different ways. In the following sub-sections we assume MTJ 1,1,1 as target cell and we show an overall analysis of how resistive-bridge defects affect the TAS-MRAM behavior. 
A. Resistive-bridge related to traditional CMOS fabrication process (Df1, Df2, Df3 and Df4)
We performed W1 operations in the presence of each defect in order to observe how they affect the TAS-MRAM behavior. As we did to obtain the fault-free temperature profiles, the MTJs are written row by row from MTJ x,0,0 to MTJ x,3,3 . In Figure 6 we first observe that Df1 on the bit-line selection transistor where the MTJ 1,1,1 is connected impacts the page where the defect is located for all write operations and none of them were correctly performed. All MTJs in the same page share the same write driver as shown in Figure 2 and, due to the defect, there will be more than one MTJ selected in the page. We can also observe that, on the remaining pages, only operations performed on the second bit-line were affected. This faulty behavior is due to the fact that the column decoder cannot fully select the bit-line in the presence of the defect. When the writing sequence is applied in presence of Df2 on the bit-line selection transistor which MTJ 1,1,1 is connected to, only operations performed on the defective bit-line in all pages are affected as shown in Figure 7 . In this case, the column decoder cannot fully select the bit-line in the presence of the defect as well. In Figure 8 we first observe that Df3 on the selection transistor of MTJ 1,1,1 impacts all MTJs that share the same word-line in all pages. As in the previous defect analysis, this behavior is related to the MRAM architecture, i.e. the row decoder is shared by all pages. Moreover, the defect affects also all MTJs in the bit-line where MTJ 1,1,1 is connected. Finally, when the write sequence is applied in the presence of Df4 in the selection transistor of MTJ 1,1,1 , all operations performed in the word-line shared by the MTJ in all pages are affected as we can see in Figure 9 . In this case there is no MTJ selection since Df4 act a short between the row decoder and the ground. Figure 10 plots the sensing voltage (S) when Df5 is injected for R1 and R0 operations, respectively. Note that the dashed area represents the minimum value of S (Min S) for a proper R1 operation and the maximum value of S (Max S) for R0. We have determined the read voltage threshold in a way to guarantee both logic '0' and logic '1' during read operations. Based on R0 and R1 simulations performed on all MTJs of the TAS-MRAM architecture presented in Figure 2 , Min S and Max S values are:
B. Resistive-bridge related to MTJ fabrication process (Df5)
• Min S for a R1 = 230mV represents the upper bound of the dashed area.
• Max S for a R0 = 187mV represents the lower bound of the dashed area. If the S value is in between the dashed area, the output logic data from the sense amplifier is not reliable.
As shown in Figure 10 , R0 operations on MTJ 1,1,1 are not affected by Df5 as the sensing voltage is always under the dashed area. In this case all read operations return logic '0'. However, R1 operations are not reliable for ͷ݇ߗ ൏ ‫݂ܦ‬ͷ ൏ ͳ݇ߗ as the sensing voltage is in between the required levels. When Df5 lies below ͷ݇ߗ, the sense amplifier always return logic '0' even if the MTJ 1,1,1 contains logic '1'. In this case, the current passing through the defect reduces the sensing voltage and makes R1 operations to be faulty. Table II summarizes simulated characteristics of write operations performed on MTJ 1,1,1 in the presence of Df5. The first column gives the operation and the second the simulated defect sizes. The next four columns provide the MTJ's parameters. Transition sequences (1W0 and 0W1) are affected by Df5 smaller than ͷǤͶ݇ߗ and Ǥ͵݇ߗ defect size, respectively. Also, for Df5 between ͷǤͷ݇ߗ and Ǥ݇ߗ, the 1W1 operation is destructive. In this specific range write 1 ceases to work while write 0 works properly. Note that 0W0 is not affected, as there is no transition. Figure 11 and Figure 12 show how the current provided by the write driver during the write operation is shared between the MTJ and Df5 (as they are in parallel configuration). As the resistive-bridge defect increases, more current passes through the MTJ that only reaches the blocking temperature when the defect size is near ͷǤͶ݇ߗ for a write 0 operation and Ǥ݇ߗ for a write 1 operation following the writing approach previously described. From this set of simulations we conclude that:
• R0 and 0W0 operations are not affected by Df5.
• R1 operation is affected by Df5 below ͳ݇ߗ • 1W0 operation is affected by Df5 below ͷǤͶ݇ߗ • 0W1 operation is affected by Df5 below ǤͶ݇ߗ • 1W1 operation is affected by Df5 for a specific range ͷǤͷ݇ߗ ൏ ‫ͳ݂ܦ‬ ൏ Ǥ݇ߗ.
V. CONCLUSION
In this paper, we have analyzed resistive-bridge defects in a proposed TAS-MRAM architecture. Electrical simulations performed in the presence of these defects show that both read and write operations may be affected. Resistive-bridge defects may have a local (single MTJ) or global (multiple MTJs) impact depending on where they are located. This study provides insights into the various types of MRAM defects and their behavior. As future work, we plan to use these analyses results to guide the test phase by providing effective test algorithms targeting fault related to actual defects that may affect TAS-MRAM architectures. 
